FPGA Implementation of Simple Digital Signal Processor

Marko Butorac and Mladen Vucic

University of Zagreb, Faculty of Electrical Engineering and Computing, Zagreb, Croatia

Outline

Introduction

Processor architecture

- Requirements and Design Decisions
- Data Path
- Instruction Coding
- Program Flow Control

Processor Features and Applications

Conclusion

Introduction I

Prototyping of digital systems

- High-level synthesis
- Moving dedicated hardware to a processor

Field Programmable Gate Arrays

- Good prototyping platform
- Diversity through components
 - memories, multipliers, DSP blocks, configurable logic

Existing soft core processors

- Complexity from 8-bit to 32-bit processors
- Optimized for speed or for minimal resources
- Various primary usage
 - Encryption, digital signal processing, complex or real arithmetic

Introduction II

- Objective of this work
 design of simple DSP core
- Key requirements
 - Main operation \rightarrow inner product
 - Correlation, convolution, FFT ...
 - \Box Processing \rightarrow one element per one clock cycle
 - Reading vectors component, MAC operation, incrementing counters, termination condition
 - □ Simple and small architecture → cascading to create processing chain

Processor Architecture

- Requirements and Design Decisions
- Data Path
- Instruction Coding
- Program Flow Control

Requirements and Design Decisions I

Main requirement

- \Box Instruction \rightarrow inner product of two complex vectors
- □ Linear and modulo addressing
- Small and complete instruction set
- □ Simplicity of the design

Requirements and Design Decisions II

Block diagram



Inner product

- Complex data processing
- Address generators
- Counters
- Data register
- Host port
- Program flow control
- □ Data & instruction width \rightarrow 18 bits
 - Xilinx FPGA devices

Data Path I

Circuit diagram of real parts of complex registers



- 4-1 multiplexer for each register
- \Box ALU \rightarrow combinatorial function
- \Box Complex register \rightarrow two 18-bit registers

Data Path II

Circuit diagram of address generator



□ Independent linear and modulo addressing

Various addressing with one presetting

Data Path III

Circuit diagram of loop counter



Only for loop termination condition

- Described components offer
 - □ Freedom in forming the instruction set
 - Parallel work

Instruction Coding

Bit	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
NOP	IL	0	0	0	0	0	0	DB	AGA	BR	AGB	BR	AGA	OR	AGB	OR	AGA_LR	AGB_LR
LOAD	IL	0	Ι	R	EA	EB	EC	DB	AGA	BR	AGB	BR	A	IN	B	IN	C	IN
STORE	IL	1	1	0	RAMA	RAMB	Х	DB	AGA	BR	AGB	BR		Х			ABC	OUT
MOV	IL	1	0	0	X	Х	Х	DB	CNT	OP		REG	SEL		DR	IN	ABC	OUT
ALU	IL	1	1	1	EA	EB	EC			ALU_O	PER		Α	IN	В	IN	C	IN
FLOW	IL	1	0	1	J	С	R	PB	CNT	OP	CNT	SEL	O_FLG	_MSK		CNT	_FLG_MS	SK
FILT	0	0	0	0	1	1	1	X	(AGA_I	3R=00)	(AGB_I	3R=00)	(A_IN	V=01)	(B_IN	J=00)	(C_I)	N=11)

Variable instruction length

- □ Constants, branch addresses
- Particular bits \rightarrow certain part of hardware
 - Decoding is very simple
- Instructions with multiple operations

Program Flow Control I



- □ "classic" fetch-decodeexecute timing → double word load
- \Box pipelined \rightarrow FILT instruction
- □ components:
 - ROM
 - Decoder
 - Program counter
 - Return address stack
 - FSM

Program Flow Control II

Finite state machine for program flow



- □ Two possible sequences
 - Non-pipelined instruction
 - Pipelined instruction

Processor Features and Applications I

Features

- Complex data with 18 bits wide real and imaginary parts
- □ Complex arithmetic logic unit
- Two memories with independent address generators
- Optimized for inner product
 - N elements vector \rightarrow N+3 clock cycles
- □ Other instructions execute in 3 clock cycles
 - Simultaneously executes several operations

Examples of complex instruction

LOADRI CR=#data A=RAMA(AGA_BR) B=RAMB(AGB_BR) Cre=Cim=CR AGA_BR=AGA_BR+1 AGB_BR=AGB_BR+1;

FLOW BA=label JMP(BA)_IF_LOOP1 CNT1=CNT1-1

Processor Features and Applications II

Typical applications

- Filtering
- Correlation
- Processor cascading



Implementation results

Device	XC6SLX150T	XC6VLX240T			
Speed grade	-4	-3			
LUTs	880	887			
Registers	307	307			
Multipliers	4	4			
BRAMs	3	3			
f _{max} , MHz	93	147			

Reasonable number of cells

Maximum frequency → moderate
 □ Platform specific optimizations

Conclusion

- FPGA implementation of digital signal processor
- Optimized for calculation of inner product of complex vectors
- Block RAM is used as program memory
- Dual ported block RAMs are used for data memories
- Simple cascading