



FPGA Implementation of Simple Digital Signal Processor

Marko Butorac and Mladen Vucic

University of Zagreb,
Faculty of Electrical Engineering and Computing,
Zagreb, Croatia

Outline

- Introduction
- Processor architecture
 - Requirements and Design Decisions
 - Data Path
 - Instruction Coding
 - Program Flow Control
- Processor Features and Applications
- Conclusion

Introduction I

- Prototyping of digital systems
 - High-level synthesis
 - Moving dedicated hardware to a processor

- Field Programmable Gate Arrays
 - Good prototyping platform
 - Diversity through components
 - memories, multipliers, DSP blocks, configurable logic

- Existing soft core processors
 - Complexity from 8-bit to 32-bit processors
 - Optimized for speed or for minimal resources
 - Various primary usage
 - Encryption, digital signal processing, complex or real arithmetic

Introduction II

- Objective of this work
 - design of simple DSP core

- Key requirements
 - Main operation → inner product
 - Correlation, convolution, FFT ...

 - Processing → one element per one clock cycle
 - Reading vectors component, MAC operation, incrementing counters, termination condition

 - Simple and small architecture → cascading to create processing chain



Processor Architecture

- Requirements and Design Decisions
- Data Path
- Instruction Coding
- Program Flow Control


Requirements and Design Decisions I

- Main requirement

- Instruction \rightarrow inner product of two complex vectors
- Linear and modulo addressing
- Small and complete instruction set
- Simplicity of the design

Requirements and Design Decisions II


■ Block diagram



- Inner product
 - Complex data processing
 - Address generators
 - Counters
- Data register
- Host port
- Program flow control
- Data & instruction width
 - 18 bits
 - Xilinx FPGA devices

Data Path I


- Circuit diagram of real parts of complex registers



- 4-1 multiplexer for each register
- ALU → combinatorial function
- Complex register → two 18-bit registers

Data Path III

- Circuit diagram of loop counter



- Only for loop termination condition

- Described components offer


- Freedom in forming the instruction set
- Parallel work

Instruction Coding

Bit	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
NOP	<i>IL</i>	0	0	0	0	0	0	DB	<i>AGA BR</i>	<i>AGB BR</i>	<i>AGA OR</i>	<i>AGB OR</i>	<i>AGA LR</i>	<i>AGB LR</i>				
LOAD	<i>IL</i>	0	I	R	EA	EB	EC	DB	<i>AGA BR</i>	<i>AGB BR</i>	A IN	B IN	C IN					
STORE	<i>IL</i>	1	1	0	RAMA	RAMB	X	DB	<i>AGA BR</i>	<i>AGB BR</i>	X							
MOV	<i>IL</i>	1	0	0	X	X	X	DB	CNT OP	REG SEL			DR IN	ABC OUT				
ALU	<i>IL</i>	1	1	1	EA	EB	EC	ALU OPER				A IN	B IN	C IN				
FLOW	<i>IL</i>	1	0	1	J	C	R	PB	<i>CNT OP</i>	<i>CNT SEL</i>	O FLG MSK	CNT FLG MSK						
FILT	0	0	0	0	1	1	1	X	(AGA BR=00)	(AGB BR=00)	(A IN=01)	(B IN=00)	(C IN=11)					

- Variable instruction length
 - Constants, branch addresses
- Particular bits → certain part of hardware
 - Decoding is very simple
- Instructions with multiple operations


Program Flow Control I



- “classic” fetch-decode-execute timing → double word load
- pipelined → FILT instruction
- components:
 - ROM
 - Decoder
 - Program counter
 - Return address stack
 - FSM

Program Flow Control II

- Finite state machine for program flow



- Two possible sequences
 - Non-pipelined instruction
 - Pipelined instruction

Processor Features and Applications I

■ Features

- Complex data with 18 bits wide real and imaginary parts
- Complex arithmetic logic unit
- Two memories with independent address generators
- Optimized for inner product
 - N elements vector $\rightarrow N+3$ clock cycles
- Other instructions execute in 3 clock cycles
 - Simultaneously executes several operations


■ Examples of complex instruction

```
LOADRI CR=#data A=RAMA(AGA_BR) B=RAMB(AGB_BR) Cre=Cim=CR AGA_BR=AGA_BR+1 AGB_BR=AGB_BR+1;
```

```
FLOW BA=label JMP(BA)_IF_LOOP1 CNT1=CNT1-1
```

Processor Features and Applications II

- Typical applications
 - Filtering
 - Correlation
- Processor cascading



Implementation results

Device	XC6SLX150T	XC6VLX240T
Speed grade	-4	-3
LUTs	880	887
Registers	307	307
Multipliers	4	4
BRAMs	3	3
f_{\max} , MHz	93	147

- Reasonable number of cells
- Maximum frequency → moderate
 - Platform specific optimizations

Conclusion

- FPGA implementation of digital signal processor
- Optimized for calculation of inner product of complex vectors
- Block RAM is used as program memory
- Dual ported block RAMs are used for data memories
- Simple cascading